ConvertBot: Java Verilog Cross Compiler for ICE Cores

2020-04-27T19:19:35Z

Java Verilog Cross Compiler for ICE Cores

ConvertBot: Java Verilog Cross Compiler for ICE Cores

2020-04-27T18:59:48Z

Java Verilog Cross Compiler for ICE Cores

New page

Java Verilog Cross Compiler for ICE Cores
<pre>
<in> Input file

Given a java CORE source file, this command produces implmentations for execution
in a JVM, CPU, and FPGA. The output files use the extensions, .java, .c, and .v .
The syntax follows java 1.6 constructs with the following extensions:

Integer data types can specify the number of bits, ex. uint6 for a 6 bit integer.
Floating point types are fptx and dptx for 16.16 and 32.32 fractional fixed point
on the FPGA.

In JDK and C implementations, these are handled by the native primitive types.

A special integer type, gint, is used to specify compile time loop unrolling for
implementing generate loops in FPGAs and GPUs.

The Verilog syntax for selecting bit ranges of an integer is adopted for ease of use.
For example: myint[5:3] refers to bits 3 through 5 of the integer myint.

The special routine packed() can be used to pack/unpack a struct into/from local variables.
For example:

ICE Cores have 3 methods that are implemented on the engine: open, process, and close.

All public class variables are copied to the class RAM block on the engine before execution.
Open is run first, then the process method multiple times in either a STREAM or BUFFER
dataflow mode, followed by a close call.

Switches:
/DEBUG - include verbose activity printout

</pre>

← Older revision		Revision as of 19:19, 27 April 2020
Line 33:		Line 33:

	</pre>		</pre>
		+
		+	[[Category:ICE_Explain]]

ICEJVCC - Revision history

ConvertBot: Java Verilog Cross Compiler for ICE Cores

ConvertBot: Java Verilog Cross Compiler for ICE Cores