<?xml version="1.0"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
	<id>https://wiki.ice-online.com/index.php?action=history&amp;feed=atom&amp;title=ICE-D2E-r5</id>
	<title>ICE-D2E-r5 - Revision history</title>
	<link rel="self" type="application/atom+xml" href="https://wiki.ice-online.com/index.php?action=history&amp;feed=atom&amp;title=ICE-D2E-r5"/>
	<link rel="alternate" type="text/html" href="https://wiki.ice-online.com/index.php?title=ICE-D2E-r5&amp;action=history"/>
	<updated>2026-10-18T05:52:28Z</updated>
	<subtitle>Revision history for this page on the wiki</subtitle>
	<generator>MediaWiki 1.34.1</generator>
	<entry>
		<id>https://wiki.ice-online.com/index.php?title=ICE-D2E-r5&amp;diff=54&amp;oldid=prev</id>
		<title>Wikiadmin: Created page with &quot;D2E-5 Diagram &lt;div class=&quot;description&quot;&gt;Differential ECL Ouput Module&lt;/div&gt; {{eolnotice|none}} The ICE-D2E module is a LVTTL-to-differential ECL conve...&quot;</title>
		<link rel="alternate" type="text/html" href="https://wiki.ice-online.com/index.php?title=ICE-D2E-r5&amp;diff=54&amp;oldid=prev"/>
		<updated>2018-05-22T15:36:01Z</updated>

		<summary type="html">&lt;p&gt;Created page with &amp;quot;&lt;a href=&quot;/File:Iced2e.gif&quot; title=&quot;File:Iced2e.gif&quot;&gt;thumb|D2E-5 Diagram&lt;/a&gt; &amp;lt;div class=&amp;quot;description&amp;quot;&amp;gt;Differential ECL Ouput Module&amp;lt;/div&amp;gt; {{eolnotice|none}} The ICE-D2E module is a LVTTL-to-differential ECL conve...&amp;quot;&lt;/p&gt;
&lt;p&gt;&lt;b&gt;New page&lt;/b&gt;&lt;/p&gt;&lt;div&gt;[[File:iced2e.gif|thumb|D2E-5 Diagram]]&lt;br /&gt;
&amp;lt;div class=&amp;quot;description&amp;quot;&amp;gt;Differential ECL Ouput Module&amp;lt;/div&amp;gt;&lt;br /&gt;
{{eolnotice|none}}&lt;br /&gt;
The ICE-D2E module is a LVTTL-to-differential ECL converter for use on an [[ICE-PIC6|ICE-PIC card]] with a 16-bit digital I/O site. It converts the module site LVTTL levels to F100K differential ECL logical levels (compatible with standard Midas switch connections).&lt;br /&gt;
&lt;br /&gt;
The output connector is a 40-pin ribbon cable with data bit 0 on pins 1 and 40, bit 1 on pins 2 and 39, etc., bit 15 on pins 16 and 25, and clock on pins 20 and 21.&lt;br /&gt;
&lt;br /&gt;
== Series 2 Cards ==&lt;br /&gt;
&lt;br /&gt;
An external clock can be connected via SMB connector on the card edge and is jumpered to be DC-coupled LVTTL levels or an AC-coupled 1Vpp sine wave.  The clock also has a jumper that applies a 50 ohm termination to ground.&lt;br /&gt;
&lt;br /&gt;
An internal clock is also available via software control: it is the onboard crystal 40MHz divided by an integer from 1 to 65535.&lt;br /&gt;
&lt;br /&gt;
* H3: Closed for 50 ohm termination&lt;br /&gt;
* H4: Closed for DC-coupled clock input (0-5V)&lt;br /&gt;
* Open for AC-coupled clock input (1Vpp)&lt;br /&gt;
&lt;br /&gt;
In standard configurations, the 40-pin connector will be cabled through the card edge connector to an 40-pin male IDC connector roughly 3-4 inches from outside of the chassis.&lt;br /&gt;
&lt;br /&gt;
== Series 3 Cards ==&lt;br /&gt;
&lt;br /&gt;
There are three clock sources, all located on the motherboard, and are selectable via software control: the default clock is an external source connected to the motherboard SMB connector, usually a 1Vpp sine wave; the internal clock (INTCLK) is the onboard 40MHz crystal divided by an integer from 1 to 65535; the alternate clock (ALTCLK) is the socketed crystal X2 on the motherboard.&lt;br /&gt;
&lt;br /&gt;
== Status ==&lt;br /&gt;
{{Status|eol}}&lt;br /&gt;
&lt;br /&gt;
[[Category:Digital_modules]]&lt;br /&gt;
[[Category:EOL]]&lt;br /&gt;
{{footer}}&lt;/div&gt;</summary>
		<author><name>Wikiadmin</name></author>
		
	</entry>
</feed>